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Abstract—The three-level diode-clamped matrix converter topology has outstanding performance under ideal 
operating conditions. However, input disturbance can influence the waveforms at the output side of the converter due to 
the direct coupling between the input and output. This paper proposes a modified modulation scheme for three-level 
diode-clamped matrix converter during operation with unbalanced input voltages and when different transformer turns 
ratios are used for an isolation transformer at the input. With this modulation technique, sinusoidal and balanced output 
voltages are guaranteed and the input current harmonics are minimized. Experimental results are presented to 
demonstrate the feasibility and effectiveness of the proposed modulation scheme. 
Keywords—Different transformer turns ratios of the isolation transformer, three-level diode-clamped matrix converter, 
unbalanced input voltages, modified modulation scheme 
1. Introduction 
Multilevel power converters [1, 2] have a number of 
advantages including lower output voltage distortion and 
semiconductor device voltage stress. These features make them 
very suitable for high-power, high-voltage applications, such as 
large variable-speed motor drives, high-voltage direct-current 
transmission, railway traction and manufacturing [3-7]. Matrix 
converters (MCs) also have advantages such as four-quadrant 
operation, sinusoidal input and output currents and no large 
energy storage elements. By combining the advantages of 
multilevel converters and MCs, the multilevel MCs [8-20] are 
receiving a lot of attention. 
Lots of multilevel MC topologies have been studied, 
consisting of multi-modular MCs [8-12], diode-clamped MCs 
[13-17], and capacitor-clamped (flying capacitor) MCs [18-20]. 
The three-level diode-clamped matrix converter (TLDCMC) 
[16, 17] inherits the features of the conventional multilevel 
inverter and the indirect matrix converter (IMC). The phase 
opposite disposition (POD) modulation method and phase 
disposition (PD) modulation method can both be applied to the 
TLDCMC under the assuming ideal input voltages [16, 17]. 
However, in practice, the input voltages are likely to be 
unbalanced. Due to the lack of dc-link energy storage, the input 
disturbance will be transferred directly to the load, thereby 
influence the quality of the output waveform. Meanwhile, the 
input current will also become distorted. 
Several strategies have been proposed to suppress the 
problems associated with unbalanced input voltages for low 
voltage MCs. The feed-forward compensation strategy was 
proposed in [21]. The fluctuation of virtual dc-link voltage is 
compensated by modifying the modulation index of inverter 
stage. As a result, balanced sinusoidal output currents are 
obtained, but the input current distortion is not considered. 
Casadei et al. [22] divide the unbalanced input voltage into 
positive and negative sequence components and modify the 
input power factor angle. Experimental results were presented 
in [23] with nearly sinusoidal input and output currents under 
unbalanced input voltage. Lei et al. [24] simplify the 
implementation of the method in [22], and use a notch filter to 
obtain the expected input power factor angle. Yan et al. [25] 
propose two improved double line voltage synthesis strategies 
for MC to eliminate the input current harmonic under 
unbalanced condition. Li et al. [26] propose three modulation 
strategies to eliminate the weak input current of MC based on a 
mathematic construction. Rojas et al. [27] also proposed three 
control schemes based on the predictive control algorithms to 
compensate for the input voltage unbalance producing good 
quality input and output current waveforms. Lei et al. [28] 
utilize a feedback control strategy to modify input reference 
current. Resonant controllers are used to regulate input current 
and instantaneous active power, so as to directly eliminate the 
input current harmonics and meanwhile ensure the load 
absorbing constant active power under unbalanced input 
voltage.  
For high voltage applications, the large power exaggerates 
the negative effects introduced by unbalanced input voltages. 
In three-phase systems, the harmonics will degrade the power 
quality and also cause disturbance to other consumers and 
communication equipment [29]. Obviously, the option adding 
large extra active power filter is often uneconomical. Satisfying 
load command by adopting a modified modulation scheme is a 
good way to eliminate the harmonics at the output of the 
converter. Similar to the indirect MC, this paper proposes a 
modified modulation scheme for the TLDCMC during 
operation with unbalanced input voltages and when different 
transformer turns ratios are used for an isolation transformer at 
the input. The modified modulation scheme can achieve good 
performance in both the input currents and output voltages. 
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This paper contributes significant details, a full analysis and 
experimental results to the basic principles of this modulation 
method [30]. 
This paper is organized as follows: the converter topology is 
introduced in Section 2. Then, Section 3 presents the modified 
modulation scheme for TLDCMC during operation with 
unbalanced input voltages and when different transformer 
turns ratios are used for an isolation transformer at the input. 
Finally, the effectiveness of the modified modulation scheme is 
verified by experimental results in Section 4. 
2. Topology of TLDCMC 
The topology of TLDCMC is shown in Fig. 1, which 
consists of a second-order inductive-capacitor high frequency 
input filter, a three-phase three-winding isolation transformer, a 
cascaded-rectifier and a three-level diode-clamped inverter. 
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Fig. 1. Topology of TLDCMC. 
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Fig. 2 Topology of the general multilevel diode-clamped 
matrix converter 
The cascade rectifier consists of two bidirectional, 
three-phase current source rectifiers (CSRs) modules connected 
in series. These two CSR modules are composed of six 
bidirectional switch units (S1-S6 and S7-S12). Each bidirectional 
switch is realized by two insulated-gate bipolar transistors 
(IGBTs) with anti-parallel diode pairs connected to a common 
emitter configuration. The rectifier stage provides three output 
terminals, P, O and N. The inverter stage is a three-level 
diode-clamped voltage source inverter, the value of dc-link 
voltage is time-varying. 
This topology has following advantages: 
• This topology can be extended to a general multilevel 
diode-clamped MC easily as shown in Fig. 2. If (n-1) 
bidirectional CSR modules are cascaded to construct a 
cascaded-rectifier that can provide n output terminals, the 
cascaded-rectifier would be connected to an n-level diode 
clamped inverter. 
• Similar to the IMC, the rectifier stage and the inverter 
stage can be controlled independently. A similar modulation 
scheme can be used for TLDCMC. 
• The TLDCMC can overcome the voltage rating limits of 
the power semiconductors for high-voltage applications and 
avoid the voltage balance issue associated with conventional 
multi-level topologies. The corresponding derivation is shown 
in Section 3.2. 
3. Modified modulation scheme under unbalanced input 
conditions  
Modulation schemes for the TLDCMC operating under 
balanced input voltage conditions have been studied in [16] 
and [17]. In practice, the unbalanced input voltage is a 
potential problem. In this part, the modified modulation 
scheme for TLDCMC during operation with unbalanced input 
voltages and same transformer turns ratios is presented, firstly. 
The main idea of the modified modulation scheme is as follow: 
a modified modulation matrix for rectifier stage is given to 
maintain the constant average dc-link voltage, and the 
balanced output voltage is obtained by the normal POD 
method. The TLDCMC can avoid voltage balance issue 
associated with conventional multi-level topologies. By 
modifying the modulation signals in the inverter stage, the 
modified modulation scheme is extended to fit the TLDCMC 
during operation with unbalanced input voltages and when 
different transformer turns ratios are used for an isolation 
transformer at the input.   
3.1. Unbalanced input voltages condition under same 
transformer turns ratios 
Assume the primary-to-secondary turns ratios of the 
isolation transformer are same, the modified modulation 
method is presented. In addition, the sinusoidal input current is 
derived and maximum output voltage is analyzed. 
3.1.1 Modified modulation matrix for rectifier stage 
For the convenience, the variables in the three-phase system 
are represented by space vector as 
 2 /3 4 /323 j ja b cx x x e x e   
r
       (1) 
For the space vector ?⃗? and ?⃗?, if the space vector ?⃗? satisfy 
𝑥𝑎 + 𝑥𝑏 + 𝑥𝑐 = 0 , the following formulation can be 
established 
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Considering the unbalanced grid, the input voltage vector can 
be represented as 
( ) ( )      
uur
i p i n
j t j t
in p nV V e V e        (3) 
where 𝑉𝑝 and 𝑉𝑛 are the amplitudes of positive and negative 
sequence input phase voltage vectors, respectively. 𝜃𝑝 and 𝜃𝑛 
are the initial angle of positive and negative sequence input 
phase voltage vectors, respectively. 𝜔𝑖  is the angular 
frequency of the input phase voltage. 
The balanced output voltage vector and output current vector 
are assumed to be: 
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where 𝜓𝑜 is the angle that the load current lags the output 
voltage. 𝑉𝑜𝑚  and 𝐼𝑜𝑚  are the amplitudes of output voltage 
and output current vectors. 𝜃𝑜 is the initial angle of output 
phase voltage vectors. 𝜔𝑜  is the angular frequency of the 
output phase voltage. 
Then the output power can be calculated as 
3
2
o out outP V i 
uuur uur
                (5) 
In addition, the input power can be expressed by 
3
2
in in inP V i 
uur uur
                 (6) 
According to active power balance 
o inP P                    (7) 
The rectifier modulation matrix is defined as 𝑀𝑅𝐸𝐶⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗ ⃗ for current 
source rectifier. Assume the 𝑀𝑅𝐸𝐶⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗ ⃗ 
as  
( ) ( )i p p i n nj t j t
REC p nM M e M e
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    (8) 
where 𝜓𝑝 and 𝜓𝑛 are the power factor angle of positive and 
negative sequence input voltage vectors, respectively. 𝑀𝑝 and 
𝑀𝑛  are the modulation factors of positive and negative 
sequence input voltage vectors, respectively. 
The average dc-link voltage 𝑉𝑑𝑐 of the cascaded-rectifier can 
be given by 
3
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        (9) 
where 𝑉𝑝𝑜  and 𝑉𝑜𝑛  are the average dc-link voltage of 
rectifier1 and rectifier2, respectively. 𝑁𝑝/𝑁𝑠  is the 
primary-to-secondary turns ratios of the isolation transformer. 
And it meets 
𝑁𝑝
𝑁𝑠1
=
𝑁𝑝
𝑁𝑠2
=
𝑁𝑝
𝑁𝑠
. 
Combining (3), (8) and (9), the average dc-link voltage of 
cascaded-rectifier can be expressed as 

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As shown in (10), the value of average dc-link voltage consists 
of a dc term and a second order harmonic. Since the second 
order term brings low order harmonics to both sides of the 
converter, the modulation matrix has to be carefully selected 
for purposes of elimination. The following equations can be 
obtained 
p n n p
p n i
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               (11) 
where 𝜑𝑖 is the power factor angle of the unbalanced input 
voltage. 
Then, the modified modulation matrix can be described by 
( ) ( )i p i i n ij t j tn
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   (12) 
To make full use of the input voltage and meet |𝑀𝑅𝐸𝐶⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗ ⃗| < 1, 
the modified modulation matrix is chosen as follow 
( ) ( )i p i i n ij t j t
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      (13) 
Then the average dc-link voltage can be calculated as 
3
2 2 ( )cos
N
s
dc po on p n iN
p
V V V V V            (14) 
The modified rectifier modulation matrix can also be used 
in all n-1 CSR modules of general multilevel diode-clamped 
MC. As a result, it will yield n levels for the dc-link voltage. 
3.1.2 Modulation for inverter stage 
When the number of inverter levels increases, it is more 
difficult to realize the modulation of the inverter stage using 
the space vector pulse width modulation (SVPWM). Thus, the 
carrier modulation scheme is considered for inverter stage due 
to the simple implement scheme. For simplicity, the POD 
method is adopted in this paper, but the technique can be 
applied to other modulation methods.  
Assume that the desired output phase voltages are 
 
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             (15) 
where 𝑈𝑜𝑅𝑀𝑆 is the root mean square (RMS) of the output 
phase voltage respectively. 𝜑𝐴, 𝜑𝐵 and 𝜑𝐶  denote the phase 
angle of output voltages, respectively.  
To maximize the utilization of dc-link voltage, the 
zero-sequence 𝑢𝑁𝑂 is considered, the modulation signals 𝑢𝑖𝑂 
are as follow 
 ,   , ,io i NOu u u i A B C             (16) 
where the zero-sequence 𝑢𝑁𝑂 is chosen by 
   min , , max , ,
2

 
A B C A B C
NO
u u u u u u
u        (17) 
Normalizing the 𝑢𝑖𝑜, the modulation signals are obtained as  
2 ioio
dc
u
u
V
                    (18) 
The modulation signals can be normalized as 
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where 𝑑𝑖𝑝 denotes the duty cycle of the switching state P 
(𝑄𝑖1  and 𝑄𝑖2  are ON, while 𝑄𝑖3  and 𝑄𝑖4  are OFF.); 𝑑𝑖𝑛 
denotes the duty cycle of the switching state N (𝑄𝑖1 and 𝑄𝑖2 
are OFF, while 𝑄𝑖3 and 𝑄𝑖4 are ON.). 
Assume that the input line-to-line voltage of rectifier stage 
is 𝑢𝑎𝑏 and 𝑢𝑎𝑐 during the modulation period 𝑇𝑠. The duty 
ratio of the active vector 𝑢𝑎𝑏 is 𝑑𝛼. The POD method for the 
inverter stage can be implemented as shown in Fig. 3. 
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Fig. 3. POD method for inverter stage. 
By adjusting the rectifier modulation matrix, the method 
can suppress the effect introduced by unbalanced inputs, 
which is a simple and easy way to implement. Since the 
limitation of inverter modulation index, the maximum 
amplitude of output phase voltage is 
 
3
max
( )cos
N
s
om p n iN
p
U V V  
       
(21) 
If the input voltage is seriously unbalanced, the maximum 
amplitude of output voltage will decrease. If the amplitudes of 
positive and negative sequence input phase voltage vectors are 
equal, the maximum amplitude of output voltage will be zero 
and the desired output voltage can’t be synthesized.   
For the n-level inverter, the multicarrier-based method with 
n-1 carriers should be applied. 
 
3.1.3 Input current derivations 
As for the unbalanced input voltage, the input currents can 
be derived as 
 
N
s
i REC P NN
p
i M i i 
r uuuuuur
            (22) 
where 𝑖𝑖⃗⃗  is the space vectors of source current 𝑖𝑖.  
The average dc-link current in a switching period can be 
expressed as follow 
 
+
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O P N
i d i d i d i
i d i d i d i
i i i
 

 

   
          (23) 
The neutral point current 𝑖𝑂  equals zero when the dc-link 
voltage is balanced. Then, after some manipulations with (14), 
(19), (20), and (23), the following equation can be obtained 
2
3 ( )cos
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where 𝑃𝑜 = 𝑢𝐴𝑖𝐴 + 𝑢𝐵𝑖𝐵 + 𝑢𝐶𝑖𝐶  represents the output active 
power.  
Combining (13), (22) and (24), the input current space vector 
can be derived as 
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If 𝑃𝑜  is constant, the input current 𝑖𝑖  is sinusoidal and 
unbalanced with the proposed modulation scheme under 
unbalanced input voltages according to (25). 
3.2 Unbalanced input voltages condition under different 
transformer turns ratios 
The TLDCMC does not require balance of the dc-link 
voltage. In fact, there is no constraint for same transformer 
turns ratios of the isolation transformer. The modified 
modulation scheme for same transformer turns ratios in 
Section 3.1 is extended in this part. By modifying the 
modulation signals of the inverter stage, the modified 
modulation scheme is extended to fit the TLDCMC during 
operation with unbalanced input voltages and when different 
transformer turns ratios are used for an isolation transformer at 
the input. The desired output voltage and input current are 
obtained. 
3.2.1 Output voltage derivations 
Considering the same modulation matrix as (13) at rectifier 
stage and different transformer turns ratios for an isolation 
transformer at the input (
𝑁𝑝
𝑁𝑠1
≠
𝑁𝑝
𝑁𝑠2
), the average dc-link 
voltage of the two rectifiers can be calculated as 
3
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
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         (26) 
The average dc-link voltages of the two rectifiers are 
unequal. In order to get the balanced output voltage, the load 
side switching function is adjusted to compensate dc-link 
voltage. 
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To maximize the utilization of dc-link voltage, the 
modulation signals are given by 
 1 2 ,   , ,io i NO NOu u u u i A B C           (27) 
where 𝑢𝑖𝑜 are the modulation signals and 𝑢𝑁𝑂1 , 𝑢𝑁𝑂2  are 
the zero-sequence signals, respectively. And the 
zero-sequence signals are selected as follow 
   
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2
min , , max , ,
2




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V V
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u u u u u u
u
  (28) 
The modulation signals can be normalized as (19) and (20). 
Then, the balanced output voltage can be obtained. By adding 
additional zero sequence components 𝑢𝑁𝑂1  to the inverter 
modulation signals, the method can suppress the effect 
introduced by different transformer turns ratios of the isolation 
transformer and obtain the desired output voltage as the equal 
situation. 
From (26) and (28), when the transformer turns ratios are 
same, the zero-sequence signal 𝑢𝑁𝑂1  equals zero and the 
modulation signals become exactly same as (16). 
Due to the limitation of inverter modulation index, the 
maximum amplitude of output phase voltage is 
 
   
3
1 2
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s s
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U V V 

          (29) 
when the transformer turns ratios are equal, (29) becomes 
(21). 
3.2.2 Input current derivations 
As for the different transformer turns ratios, the average 
dc-link current in a switching period can be expressed as 
follow 
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   (30) 
The neutral point current 𝑖𝑂  is not zero when the dc-link 
voltage 𝑉𝑝𝑜  is not equal to 𝑉𝑜𝑛 . Then, after some 
manipulations with (15), (19), (20), (26), (27), (28) and (30), 
the following equation could be obtained 
1 2 2
3( )cos
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p p p n i
N N P
i i
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        (31) 
where 𝑃𝑜 = 𝑢𝐴𝑖𝐴 + 𝑢𝐵𝑖𝐵 + 𝑢𝐶𝑖𝐶  represents the output active 
power. 
The input current space vector 𝑖𝑖⃗⃗  could be expressed as 
follows 
 1 2N Ns si REC P NN N
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After some manipulations with (13), (31) and (32), the input 
current can be written as 
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Compared (33) with (25), the input current is same and not 
affected by the different transformer turns ratios. 
Through the analysis of this section, the TLDCMC can 
work under the situation that 𝑉𝑝𝑜 is not equal to 𝑉𝑜𝑛. The 
desired output voltage and input current can also be obtained. 
The modified modulation scheme is fit for TLDCMC during 
operation with unbalanced input voltages and when different 
transformer turns ratios are used for an isolation transformer at 
the input.  
4. Experimental results 
To verify the modified modulation scheme, a low-voltage 
experimental prototype is implemented as shown in Fig. 4. 
The related component parameters are listed in Table.1. The 
cascaded-rectifier uses the SVPWM method and the POD 
method is employed in the three level diode clamped inverter. 
In addition, with an appropriate switching sequence, the zero 
current commutation is implemented. In the cascaded-rectifier, 
the IGBT module FF300R12KT3_E is used for the four 
quadrant power switches. The IGBT module 
F3300R12ME4_B23 and F3300R12ME4_B23 are connected 
in series as the one phase leg of the three level diode clamped 
inverter. The voltage stresses of the switches are related to the 
input line-to-line peak voltage of secondary transformer. The 
input voltage and the output current can be measured through 
the sensor circuits. A floating-point digital signal processor 
(DSP, TMS320F28335) and a field programmable gate array 
(FPGA, EP2C8J144C8N) are equipped with the controller 
board. The desired duty ratios of the switches are calculated in 
DSP and transmitted to FPGA. Then, the desired switching 
sequences and commutation process are implemented in 
FPGA. 
The following three conditions are experimentally tested to 
verify the modified modulation scheme. The Condition I is 
experimentally tested to verify that the TLDCMC can avoid 
the voltage balance issue associated with conventional 
multi-level topologies. In practical application, to maintain the 
same voltage stress for the semiconductor device at inverter 
stage, the transformer turns ratios of the isolation transformer 
are usually same. Thus, the Condition II and Condition III 
with same transformer turns ratios are considered.  
Condition I: The converter is fed by balanced input voltage 
220V/50Hz (RMS). The transformer used for experiments has 
a fixed primary to secondary ratio of 380:200 and 380:100 
respectively.  
Condition II: The converter is fed by balanced input voltage 
115V/50Hz (RMS). The phase shifts among three input phase 
voltages are 120 degrees. The transformer used for 
experiments has a fixed primary to secondary ratio of 380:200.  
Condition III: The a-phase and b-phase input voltages are 
115V/50Hz (RMS), while c-phase input voltage is 81V/50Hz 
(RMS). The phase shifts among three input phase voltages are 
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120 degrees. The transformer used for experiments has a fixed 
primary to secondary ratio of 380:200. 
 
 
Fig. 4. The experimental prototype of TLDCMC. 
Table 1. Component parameters of experimental prototype 
Parameters Value 
Switching frequency ( fs ) 5kHz 
Input filter inductor ( Ls ) 0.6mH 
Input filter capacitor ( Cf1, Cf2 ) 22uF 
Damping resistor (Rs) 9Ω 
Load resistor (R) 13.33Ω 
Load inductor ( Lo ) 6mH 
Current sensor LT308-S7 
 
Fig. 5 shows the experimental waveforms under Condition I, 
when the amplitude and frequency of desired output phase 
voltage are set to 140V/30Hz. As seen, the nearly sinusoidal 
input currents are achieved when the isolation transformer has 
different transformer turns ratios. As for the conventional 
three-level diode clamped inverter, the voltages of the two 
dc-link capacitors should be controlled to achieve equal 
voltage. However, the TLDCMC can avoid the voltage 
balance issue. As seen in Fig. 4 (a), the dc-link voltages of two 
rectifiers are different because of the different transformer 
turns ratios of the isolation transformer. However, the 
balanced output currents are obtained as seen in Fig. 4 (c). The 
output line-to-line voltage is characterized by five levels. 
Fig. 6-7 shows the experimental waveforms under 
Condition II, when the amplitude and frequency of desired 
output phase voltage are set to 80V/30Hz and 80V/60Hz, 
respectively. As seen, the balanced input currents and output 
currents are achieved when the input voltages are balanced. 
The input and output currents are nearly sinusoidal. The 
distortion of input currents is mainly caused by the dead-time, 
device voltage drop, distorted no-load current in the 
transformer, and so on. The related total harmonic distortion 
(THD) values of input and output currents are listed in Table 
2. 
 
ioA
(b)
(a)
ioB ioC
uAB
Vdc
ia ib ic
Va1
(c)
Va2
Vpo
Von
Fig. 5. The experimental waveforms with a reference output 
phase voltage of 140V/30Hz under Condition I. 
(a) Ch1: the a1-phase input voltage of the secondary 
transformer winding1 𝑉𝑎1, Ch2: the a2-phase input voltage of 
the secondary transformer winding2 𝑉𝑎2, Ch3: the average 
dc-link voltage of rectifier1 𝑉𝑝𝑜  Ch4: the average dc-link 
voltage of rectifier2 𝑉𝑜𝑛 
(b) Ch1: the dc-link voltage 𝑉𝑑𝑐 , Ch2: the a-phase input 
current, Ch3: the b-phase input current, Ch4: the c-phase 
input current. 
(c) Ch1: the output line-to-line voltage 𝑈𝐴𝐵 , Ch2: the A-phase 
output current, Ch3: the B-phase output current, Ch4: the 
C-phase output current. 
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Fig. 6. The experimental waveforms with a reference output 
phase voltage of 80V/30Hz under Condition II. 
(a) Ch1: the input phase voltage Va, Ch2: the input phase 
voltage Vb, Ch3: the input phase voltage Vc.  
(b) Ch1: the dc-link voltage 𝑉𝑑𝑐 , Ch2: the a-phase input 
current, Ch3: the b-phase input current, Ch4: the c-phase 
input current. 
(c) Ch1: the output line-to-line voltage 𝑈𝐴𝐵 , Ch2: the A-phase 
output current, Ch3: the B-phase output current, Ch4: the 
C-phase output current. 
 
 
 
Vdc
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(b)  
Fig. 7. The experimental waveforms with a reference output 
phase voltage of 80V/60Hz under Condition II. 
(a) Ch1: the dc-link voltage 𝑉𝑑𝑐 , Ch2: the a-phase input 
current, Ch3: the b-phase input current, Ch4: the c-phase 
input current.  
(b) Ch1: the output line-to-line voltage 𝑈𝐴𝐵 , Ch2: the A-phase 
output current, Ch3: the B-phase output current, Ch4: the 
C-phase output current. 
 
 
Fig. 8-9 shows the experimental waveforms under 
Condition III, when the amplitude and frequency of desired 
output phase voltage are set to 80V/30Hz and 80V/60Hz, 
respectively. As seen, the nearly sinusoidal input currents and 
output currents are achieved when the input voltages are 
unbalanced. The related THD values of input and output 
currents are listed in Table 2. Comparing the output current 
waveforms under Condition II and Condition III, there are no 
obvious difference between them. The modified modulation 
scheme is verified by the experimental results. 
 
8 
 
ioA
(b)
(a)
ioB ioC
uAB
Vdc
ia ib ic
(c)
Va Vb Vc
 
Fig. 8. The experimental waveforms with a reference output 
phase voltage of 80V/30Hz under condition III. 
(a) Ch1: the input phase voltage Va, Ch2: the input phase 
voltage Vb, Ch3: the input phase voltage Vc.  
(b) Ch1: the dc-link voltage 𝑉𝑑𝑐 , Ch2: the a-phase input 
current, Ch3: the b-phase input current, Ch4: the c-phase 
input current. 
(c) Ch1: the output line-to-line voltage 𝑈𝐴𝐵 , Ch2: the A-phase 
output current, Ch3: the B-phase output current, Ch4: the 
C-phase output current. 
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Fig. 9. The experimental waveforms with a reference output 
phase voltage of 80V/60Hz under Condition III. 
(a) Ch1: the dc-link voltage 𝑉𝑑𝑐 , Ch2: the a-phase input 
current, Ch3: the b-phase input current, Ch4: the c-phase 
input current.  
(b) Ch1: the output line-to-line voltage 𝑈𝐴𝐵 , Ch2: the A-phase 
output current, Ch3: the B-phase output current, Ch4: the 
C-phase output current. 
 
Table 2. THD values of the input and output currents under 
Condition II and III 
Condition (%) 𝑖𝑎 𝑖𝑏 𝑖𝑐 𝑖𝐴 𝑖𝐵 𝑖𝐶  
II-80V/30Hz 12.32 12.25 12.37 4.49 4.52 4.54 
II-80V/60Hz 12.12 12.58 13.50 2.90 3.05 2.94 
III-80V/30Hz 13.00 11.92 8.87 4.87 4.93 4.80 
III-80V/60Hz 13.03 11.50 8.65 3.82 3.80 3.73 
5. Conclusion 
This paper has presented the implementation of a modified 
modulation scheme for the TLDCMC during operation with 
unbalanced input voltages and when different transformer 
turns ratios are used for an isolation transformer at the input. 
The good performance of input and output currents is obtained. 
The modified modulation scheme is also applicable to the 
generalized multilevel diode-clamped matrix converter under 
unbalanced input voltage. The experimental results validate 
the correctness and feasibility of the proposed modulation 
method and the feature that the TLDCMC can avoid the 
voltage balance issue associated with multi-level topologies. 
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Moreover, the modified modulation scheme can be also used 
under ideal operating conditions. 
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